



Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices








Figure 1C (PRIOR ART)

Figure 1D (PRIOR ART)

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices

2/26

Time Period

1 year

3 years

6 years

Seconds

31536000

94608000

1.9E+008

CALCULATION OF NV MEMORY CELL RETENTION CHARACTERISTICS

q0, C m0, kg kb, J/K h, J-s hb, J-s 1.6022E-019 9.1095E-031 1.38062E-023 6.62617E-034 1.05459E-034

	b0, eV (barrier)	εl	mr, effective mass	ratio T, K degree	2.8E+017	9 years
	2.9	3.9	9 0.5	300	3.8E+008	12 years
					4.7E+008	15 years
	С	b			9.1E+009	18 years
	1.0630E-006	2.3854E+008	8		6.6E+008	21 years
					7.6E+008	24 years
					8.5E+008	27 years
					9.5E+008	30 years
Lfg um	0.6000	Channel length	h of floating gate devi	ce		
Wfg um	1000.0000	Channel width	of floating gate devic	e.		
Hfg um	0.0900	Thickness of fl	loating gate polysilico	n conductor		
Wrx um	0.5000	Width of floating	ng gate overlapping sl	hallow trench isolation		
Ttunox A	80	Tunnel oxide the	hickness			
Tono A	190	Thickness of C	Oxide-Nitride-Oxide di	electric between floating gate and co	ontrol gate for capacitive cou	pling
Tswox A	300	Thickness of s	idewall oxide betweer	n floating gate and control gate for s	idewall coupling	
Xfd um	0.0500	Length of floati	ing gate overlapping	drain region of the floating gate MOS	SFET	
Xfs um				source region of the floating gate MO		
Ainj um2	0.0438	Area of the ele	ectron tunneling region	n between the floating gate and the	source for resetting the floating	ng gate charge
Cfc fF	1089.5358	Capacitance b	etween the floating ga	ate and the control gate		
Cfsx fF	0.4313	Capacitance b	etween the floating ga	ate and the silicon substrate		
Cfd fF	0.1078	Capacitance b	etween the floating ga	ate and the drain		
Cfs fF	0.7547	Capacitance b	etween the floating ga	ate and the source		
Cfg fF	1090.8295	Total floating g	gate capacitance			
Cr,wl	0.9988	Control gate to	o floating gate couplin	g ratio		
Cr,src			n to floating gate cou			
Vt,fg V	0.90	Threshold volta	age of floating gate M	OSFET		
Verase				(not used here, set to zero)		
Vfg,ini		Initial floating of				
Va			• ,	ed + charge stored on the floating)		
S			neter in the floating ga			
X	1.27E+011	Derived param	neter in the floating ga	te "erase" equation		

Figure 1E (PRIOR ART)

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices




Figure 1F (PRIOR ART)

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices

4/26

CALCULATION OF NV MEMORY CELL RETENTION CHARACTERISTICS

	CALCULA	TION OF I	AA MICINIOL	VI CEEE	CILIVITON	INTO LEGICO 1100					
						Seconds	Time Period				
	q0, C	m0, kg	kb, J/K	h, J-s	hb, J-s	60	1 minute				
	1.6022E-019	9.1095E-031	1.38062E-023	6.62617E-03	1.05459E-034	3600	1 hour				
						86400	· 1 day				
	b0, eV (barrier)	εl	mr, effective m	ass ratio	T, K degree	604800	1 week				
	2.9	3.9	0.5	•	300	2592000	1 month				
						31536000	1 year				
	С	b				1.3E+008	4 years				
	1.0630E-006	2.3854E+008	;			5E+008	16 years				
						1E+009	32 years				
Lfg um	0.6000	Channel length	of floating gate	device							
Wfg um	1000.0000	Channel width	of floating gate d	evice.							
Hfg um			pating gate polys								
Wrx um	0.5000	Width of floating	g gate overlappi	ng shallow trend	h isolation						
Ttunox A		Tunnel oxide th		-							
Tono A	190	Thickness of O	xide-Nitride-Oxid	le dielectric betv	veen floating gate and	control gate for capacitive co	upling				
Tswox A	300	Thickness of si	hickness of sidewall oxide between floating gate and control gate for sidewall coupling								
Xfd um	0.0500	Length of floating	ength of floating gate overlapping drain region of the floating gate MOSFET								
Xfs um	0.3500	Length of floating	ength of floating gate overlapping source region of the floating gate MOSFET								
Ainj um2	0.0438	Area of the elec	rea of the electron tunneling region between the floating gate and the source for resetting the floating gate charge								
Cfc fF			apacitance between the floating gate and the control gate								
Cfsx fF	0.4313	Capacitance be	apacitance between the floating gate and the silicon substrate								
Cfd fF	0.1078	Capacitance be	apacitance between the floating gate and the drain								
Cfs fF	0.7547	Capacitance be	etween the floating	ng gate and the	source						
Cfg fF	1090.8295	Total floating g	ate capacitance								
Cr,wl	0.9988	Control gate to	floating gate cou	pling ratio							
Cr,src	0.0007	Source junction	to floating gate	coupling ratio							
		•	• •								
Vt,fg V	0.90	Threshold volta	age of floating ga	te MOSFET							
Verase	0.00	Erase voltage a	applied to the so	urce(not used he	ere, set to zero)						
Vfg,ini	-5.00	Initial floating c	haged voltage	·							
Va				pplied + charge	stored on the floating)					
S			eter in the floatin								
X			eter in the floatin								
		F		• •	•						

Figure 1G (PRIOR ART)

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices




Figure 1H (PRIOR ART)

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices

6/26

CALCULATION OF NV MEMORY CELL RETENTION CHARACTERISTICS

						Seconds	Time Period			
	q0, C	m0, kg	kb, J/K	h, J-s	hb, J-s	60	1 minute			
	1.6022E-019	. •		6.62617E-034	1.05459E-034	3600	1 hour			
						86400	1 day			
	b0, eV (barrier)	εΙ	mr, effective ma	ss ratio	T, K degree	604800	1 week			
	2.9	3.9	0.5		300	2592000	1 month			
						31536000	1 year			
	С	b				1.3E+008	4 years			
	1.0630E-006	2.3854E+008				5E+008	16 years			
						1E+009	32 years			
Lfg um	0.6000	Channel length	of floating gate of	levice						
Wfg um	1000.0000	Channel width	of floating gate de	evice.						
Hfg um	0.0900	Thickness of flo	ating gate polysi	licon conductor						
Wrx um	0.5000	Width of floating	g gate overlappin	g shallow trench	isolation					
Ttunox A	85	Tunnel oxide th	ickness							
Tono A	190	Thickness of O	xide-Nitride-Oxid	e dielectric betwe	en floating gate and	d control gate for capacit	ive coupling			
Tswox A	300	Thickness of sid	dewall oxide betw	veen floating gate	e and control gate fo	or sidewall coupling				
Xfd um	0.0500	Length of floating	ng gate overlappi	ng drain region o	of the floating gate M	OSFET				
Xfs um	0.3500	Length of floating	ng gate overlappi	ng source region	of the floating gate	MOSFET				
Ainj um2	0.0438	Area of the elec	tron tunneling re	gion between the	e floating gate and the	ne source for resetting th	e floating gate charge			
Cfc fF			apacitance between the floating gate and the control gate							
Cfsx fF	0.4059	Capacitance be	tween the floatin	g gate and the si	ilicon substrate					
Cfd fF	0.1015	Capacitance be	tween the floatin	g gate and the d	rain					
Cfs fF	0.7103	Capacitance be	tween the floatin	g gate and the s	ource					
Cfg fF	1090.7534	Total floating ga	ate capacitance							
Cr,wl	0.9989	Control gate to	floating gate cou	pling ratio						
Cr,src	0.0007	Source junction	to floating gate	coupling ratio						
Vt,fg V			ge of floating gat							
Verase	0.00	Erase voltage a	pplied to the sou	rce(not used her	e, set to zero)					
Vfg,ini		Initial floating cl								
Va					stored on the floating	3)				
S			eter in the floating							
X	1.20E+011	Derived parame	eter in the floating	g gate "erase" eq	uation					

Figure 11 (PRIOR ART)

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices




Figure 1J (PRIOR ART)

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices




Figure 1K

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices

9/26

CALCULATION OF NV MEMORY CELL RETENTION CHARACTERISTICS

						Seconds	Time Period		
	q0, C	m0, kg	kb, J/K	h, J-s	hb, J-s	2592000	1 month		
	1.6022E-019			6.62617E-034	1.05459E-034	5184000	2 months		
						7776000	3 months		
	b0, eV (barrier)	ε1	mr, effective ma	ss ratio	T, K degree	10368000	4 months		
	2.9		0.5		300	12960000	5 months		
						15552000	6 months		
	С	b				18144000	7 months		
	1.0630E-006	2.3854E+008				20736000	8 months		
						23328000	9 months		
						25920000	10 months		
						28512000	11 months		
						31104000	12 months		
Lfg um	0.6000	Channel length	of floating gate d	levice		33696000	13 months		
Wfg um			of floating gate de			36288000	14 months		
Hfg um	0.0900	Thickness of flo	ating gate polysi	licon conductor		38880000	15 months		
Wrx um			g gate overlappin		n isolation	41472000	16 months		
Ttunox A	65	Tunnel oxide th	ickness	•					
Tono A	190	Thickness of O	Thickness of Oxide-Nitride-Oxide dielectric between floating gate and control gate for capacitive coupling						
Tswox A					e and control gate for				
Xfd um	0.0500	Length of floating	ng gate overlappi	ng drain region	of the floating gate MC	SFET			
Xfs um	0.3500	Length of floating	ng gate overlappi	ng source region	n of the floating gate M	IOSFET			
Ainj um2	0.0438	Area of the elec	ctron tunneling re	gion between th	e floating gate and the	source for resetting the floating	ng gate charge		
Cfc fF	1089.5358	Capacitance be	tween the floating	g gate and the c	ontrol gate				
Cfsx fF	0.5308	Capacitance be	etween the floating	g gate and the s	ilicon substrate				
Cfd fF	0.1327	Capacitance be	etween the floating	g gate and the d	Irain				
Cfs fF	0.9288	Capacitance be	tween the floating	g gate and the s	ource				
Cfg fF	1091.1281	Total floating g	ate capacitance						
Cr,wl	0.9985	Control gate to	floating gate cou	pling ratio					
Cr,src	0.0009	Source junction	to floating gate of	coupling ratio					
Vt,fg V	0.90	Threshold volta	ige of floating gat	e MOSFET					
Verase	0.00	Erase voltage a	applied to the sou	rce(not used he	re, set to zero)				
Vfg,ini		Initial floating c							
Va					stored on the floating)				
S			eter in the floating						
X	1.56E+011	Derived parame	eter in the floating	gate "erase" e	quation				

Figure 1L

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices




Figure 1M

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices

11/26

CALCULATION OF NV MEMORY CELL RETENTION CHARACTERISTICS

						Seconds	Time Period
	q0, C	m0, kg	kb, J/K	h, J-s	hb, J-s	60	1 minute
	1.6022E-019	9.1095E-031	1.38062E-023	6.62617E-034	1.05459E-034	3600	1 hour
						86400	1 day
	b0, eV (barrier)	εΙ	mr, effective ma	iss ratio	T, K degree	604800	1 week
	2.9	3.9	0.5		300	1209600	2 weeks
						2592000	1 month
	С	b				5184000	2 months
	1.0630E-006	2.3854E+008				10368000	4 months
						15552000	6 months
						20736000	8 months
						25920000	10 months
						31104000	12 months
Lfg um	0.6000	Channel length	of floating gate d	levice		36288000	14 months
Wfg um			of floating gate de			41472000	16 months
Hfg um			ating gate polysi				
Wrx um			gate overlappin		isolation		
Ttunox A	65	Tunnel oxide th	ickness				
Tono A	190	Thickness of O	kide-Nitride-Oxide	e dielectric betwe	en floating gate and	d control gate for capacitive co	oupling
Tswox A	300	Thickness of sid	dewall oxide betw	veen floating gat	e and control gate for	or sidewall coupling	
Xfd um	0.0500	Length of floating	ng gate overlappi	ng drain region o	of the floating gate M	OSFET	
Xfs um	0.3500	Length of floating	ng gate overlappi	ng source regior	of the floating gate	MOSFET	
Ainj um2	0.0438	Area of the elec	tron tunneling re	gion between the	e floating gate and the	he source for resetting the floa	ting gate charge
Cfc fF	1089.5358	Capacitance be	tween the floatin	g gate and the c	ontrol gate		
Cfsx fF	0.5308	Capacitance be	tween the floatin	g gate and the s	ilicon substrate		
Cfd fF			tween the floatin				
Cfs fF	0.9288	Capacitance be	tween the floatin	g gate and the s	ource		
Cfg fF	1091.1281	Total floating ga	ate capacitance				
Cr,wl	0.9985	Control gate to	floating gate cou	pling ratio			
Cr,src	0.0009	Source junction	to floating gate of	coupling ratio			
		•					
Vt,fg V	0.90	Threshold volta	ge of floating gat	e MOSFET			
Verase	0.00	Erase voltage a	pplied to the sou	rce(not used her	e, set to zero)		
Vfg,ini	-5.00	Initial floating cl	naged voltage				
Va	0.00	Actual erase vo	latge (equal to a	pplied + charge s	stored on the floating	3)	
S			eter in the floating				
X	1.56E+011	Derived parame	eter in the floating	gate "erase" ed	uation		

Figure 1N

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices




Figure 10

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices

13/26

CALCULATION OF NV MEMORY CELL RETENTION CHARACTERISTICS

	0, 12002				_,_,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Seconds	Time Period
	q0, C	m0, kg	kb, J/K	h. J-s	hb, J-s	60	1 minute
	1.6022E-019		1.38062E-023	6.62617E-034		3600) 1 hour
						86400) 1 day
	b0, eV (barrier)	ε1	mr, effective ma	ass ratio	T, K degree	604800) 1 week
	2.9		0.5		300	1209600	2 weeks
						2592000) 1 month
	С	b				5184000	2 months
	1.0630E-006	2.3854E+008				10368000	4 months
						15552000	6 months
						20736000	8 months
						25920000) 10 months
						31104000) 12 months
Lfg um	0.6000	Channel length	of floating gate of	device		36288000) 14 months
Wfg um	1000.0000	Channel width	of floating gate de	evice.		41472000) 16 months
Hfg um	0.0900	Thickness of flo	ating gate polysi	licon conductor			
Wrx um	0.5000	Width of floating	g gate overlappir	ig shallow trench	isolation		
Ttunox A	60	Tunnel oxide th	ickness				
Tono A	190	Thickness of O	xide-Nitride-Oxid	e dielectric between	een floating gate	and control gate for capaci	itive coupling
Tswox A	300	Thickness of si	dewall oxide betv	veen floating gat	e and control gat	te for sidewall coupling	
Xfd um	0.0500	Length of floating	ng gate overlappi	ing drain region of	of the floating ga	te MOSFET	
Xfs um	0.3500	Length of floating	ng gate overlappi	ing source region	n of the floating g	gate MOSFET	
Ainj um2	0.0438	Area of the elec	ctron tunneling re	gion between the	e floating gate ar	nd the source for resetting t	he floating gate charge
Cfc fF	1089.5358	Capacitance be	tween the floatin	g gate and the c	ontrol gate		
Cfsx fF	0.5750	Capacitance be	etween the floatin	g gate and the s	ilicon substrate		
Cfd fF	0.1438	Capacitance be	tween the floatin	g gate and the d	rain		
Cfs fF	1.0063	Capacitance be	tween the floating	g gate and the s	ource		
Cfg fF	1091.2608	Total floating g	ate capacitance				
Cr,wl	0.9984	Control gate to	floating gate cou	pling ratio			
Cr,src	0.0009	Source junction	to floating gate	coupling ratio			
Vt,fg V	0.90	Threshold volta	ige of floating gat	te MOSFET			
Verase	0.00	Erase voltage a	applied to the sou	rce(not used he	re, set to zero)		
Vfg,ini		Initial floating c					
Va	0.00	Actual erase vo	platge (equal to a	pplied + charge :	stored on the floa	ating)	
S			eter in the floating				
X	1.69E+011	Derived parame	eter in the floating	g gate "erase" ed	quation		

Figure 1P

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices







Figure 1Q

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices









Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices




Figure 3B

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices







Figure 3C

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices







Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices




Figure 4A





Figure 4B


Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices

21/26



VOLTAGES DURING PROGRAMMING OPERATION

Figure 4C



VOLTAGES DURING SENSING OPERATION

Figure 4D




Figure 4E






Figure 4F








Figure 4K




Figure 4L

Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices




Figure 4M





Figure 4N



Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices




Figure 4P